The first inversion-mode gate-all-around (GAA) III-V MOSFETs are experimentally demonstrated with a high mobility In 0.53 Ga 0.47 As channel and atomic-layer-deposited (ALD) Al 2 O 3 /WN gate stacks by a top-down approach. A wellcontrolled InGaAs nanowire release process and a novel ALD high-k/metal gate process has been developed to enable the fabrication of III-V GAA MOSFETs. Well-behaved on-state and off-state performance has been achieved with channel length (L ch ) down to 50nm. A detailed scaling metrics study (S.S., DIBL, V T ) with L ch of 50nm -110nm and fin width (W Fin ) of 30nm -50nm are carried out, showing the immunity to short channel effects with the advanced 3D structure. The GAA structure has provided a viable path towards ultimate scaling of III-V MOSFETs.
Introduction
Recently, continuous progress has been made in the understanding and improvement of high-k/III-V interfaces. However, to realize III-V FETs beyond the 14nm technology node, emerging 3D device structures are necessary to suppress short-channel effects (SCE). III-V FinFETs [1] [2] as well as multi-gate quantum-well FETs [3] have been shown to improve greatly the off-state performance of III-V FETs with deep submicron gate lengths. On the other hand, the GAA structure has been proven [4] [5] [6] on Si CMOS to be the most resistant to SCE, thanks to having the best gate electrostatic control. Therefore, a III-V GAA FET is the most promising candidate for the ultimately scaled III-V FETs. In this paper, we report the first experimental demonstration of inversion-mode In 0.53 Ga 0.47 As GAA FETs by a top-down approach with ALD Al 2 O 3 /WN gate stacks. Benefiting from the GAA structure, we have demonstrated the shortest channel length (L ch = 50nm) III-V MOSFETs to date with well-behaved on-and off-state characteristics. A systematic scaling metrics study has been carried out for In 0.53 Ga 0.47 As GAA FETs with L ch from 110nm down to 50nm, W Fin of 30nm and 50nm, fin height (H Fin ) of 30nm, and wire lengths (L NW ) of 150 to 200nm. The SCE has been effectively suppressed by the advanced 3D design. Fig. 1 shows a schematic view of an In 0.53 Ga 0.47 As GAA FET fabricated in this work. ( Fig. 2-2 ). The dopant activation was carried out at 600 o C for 15 seconds in nitrogen ambient. The source/drain separation determines the final L ch of the devices. After removing the encapsulation layer by buffered oxide etch (BOE), the InGaAs fin etching was done by BCl 3 /Ar high density plasma etching (HDPE) [1] (Fig. 2-3 ). The diluted ZEP520A electron-beam resist with a thickness of 100 nm was used as a hard mask for the fin etching and the smallest W Fin defined was 30nm. After surface cleaning in BOE and diluted HCl:H 2 O 2 solution, the InGaAs channel release process was carried out using HCl:H 2 O (1:2) solution ( Fig. 2-4) . HCl based solution can selectively etch InP over InGaAs. However, the etching is found to be highly anisotropic. Therefore the InGaAs fins have to be patterned along <100> directions for a successful release process [7] . Fig. 3 (a) shows the tilted SEM image of freestanding InGaAs nanowires after channel release process. Fig.  3 (b) shows the cross-sectional STEM image of InGaAs nanowire test structures wrapped by 50nm ALD Al 2 O 3 on InP substrate, confirming the nanowires are completely released. Fig. 4 shows the different fin patterning direction and the corresponding etching profile. Undercut etching is achieved with fin patterned along [010] direction. This determined the final device alignment to the substrate and the transport direction of devices (along [010]). After channel release, the samples were soaked in 20% (NH 4 ) 2 S for pre-gate interface passivation. Then the samples were immediately transferred to an ASM F-120 ALD reactor via room ambient. 10nm Al 2 O 3 was regrown as the gate dielectric at 300 o C. 20nm WN metal gate was then deposited in a separate ALD reactor at 385 o C (Fig. 2-5) , with a resistivity of ~4000μΩ·cm [8] . The conformal deposition of ALD Al 2 O 3 /WN surrounding the nanowire channel is the key fabrication process for realizing the GAA structure. After gate stack deposition, gate etch process was performed using CF 4 /Ar HDPE, where Cr/Au gate pattern was defined as the hard mask ( Fig. 2-6 ). The CF 4 based dry etching chemistry provides excellent selectivity between WN and Al 2 O 3 , resulting in a damage-free gate oxide. The source/drain contact was then formed by electron beam evaporation of Au/Ge/Ni, followed by 350 o C rapid thermal annealing in nitrogen ambient. Finally, the Ti/Au test pads were defined. The fabricated MOSFETs have a nominal L ch varying from 50nm to 120nm, W Fin from 30nm to 50nm, and different numbers of parallel channels (1 wire, 4 wires, 9 wires or 19 wires). Fig. 3 (c) shows the SEM image of a InGaAs GAA FET with 4 parallel wires. All patterns were defined by a Vistec VB-6 UHR electron-beam lithography system. A Keithley 4200 was used to measure MOSFET output characteristics.
Experiment
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IEDM11-769 978-1-4577-0505-2/11/$26.00 ©2011 IEEE . A representative 50nm L ch device shows on-current of 720μA/μm, transconductance of 510μS/μm and reasonable offstate characteristics with subthreshold swing (SS) of 150mV/dec and drain-induced barrier lowering (DIBL) of 210mV/V. Although operating in inversion-mode, the threshold voltage of the device is -0.68V from linear extrapolation at V ds =50mV due to the relatively low work function of ALD WN metal (~4.6eV). Due to the junction leakage current and a very large area ratio (>10 3 ) between implanted junction and GAA channels, the source current is used to obtain the intrinsic current in the channel. Gate leakage current is minimal in the entire gate voltage range, indicating 10nm Al 2 O 3 is sufficient for GAA structure and further equivalent oxide thickness (EOT) scaling is achievable. It also shows that the WN gate etch process is damage-free. Fig. 7 shows the extrinsic and intrinsic transconductance at V ds = 1V for the same device. The source/drain resistance R SD is extracted to be around 1150Ω•μm. The maximum intrinsic transconductance is 750μS/μm. The relatively large R SD results from the non-optimal implantation process, the additional extension resistance at the nanowire channel / source drain link region, and the non-self-aligned process. The EOT of the device is estimated to be 4.5nm. Further reduction of the EOT can be achieved by reducing the oxide thickness or integrate higher-k dielectrics. A simple calculation reveals that by reducing the ALD Al 2 O 3 thickness to 5nm or 2.5nm [9] , the SS of the 50nm L ch device can be improved to 105mV/dec or 82mV/dec, respectively. Therefore a SS lower than 100mV/dec is achievable on surface-channel InGaAs MOSFETs at sub100nm channel lengths with the current (NH 4 ) 2 S surface passivation technique. 2 /V·s is extracted using Y-function method for the 110nm L ch device, showing 3× mobility enhancement compared to bulk Si NMOSFETs at similar L ch [10] . Fig. 9 -11 show the off-state (V T , SS and DIBL) scaling metrics for L ch = 50 -110nm with W Fin =30nm and 50nm. V T is determined using 1μA/μm metrics at V ds = 50mV. From Fig. 9 , 30nm W Fin devices show better V T roll-off properties when L ch is shrinking. The SS for 30nm W Fin devices are almost unchanged at around 150mV/dec when scaling L ch down to 50nm, indicating excellent control of SCE, whereas the 50nm W Fin devices show larger SS, which increases with scaling of L ch . It is noted here that the 100nm L ch InGaAs FinFET with 5nm Al 2 O 3 gate oxide shows similar SS [1] as the 50nm L ch GAA FET with 10nm Al 2 O 3 in this work. This translates to at least a factor of 2 improvement of midgap D it (~5.6×10 12 /cm 2 •eV) achieved. The improved interface quality indicates that the newly-developed channel release process can provide a smooth damage-free InGaAs bottom surface. Fig. 11 shows that 30nm W Fin devices have smaller DIBL and the DIBL is roughly independent of L ch , confirming the effective SCE control. Further SS and DIBL reduction can be achieved by scaling down EOT and reducing the InGaAs nanowire dimension. Fig. 12 shows the transfer characteristics for two GAA FETs with 1 wire and 4 wires in parallel, respectively. Fig. 13 -14 show a linear relationship of I s,max and g m,max with the number of wires in both the linear and saturation regimes. The linear dependence demonstrates that the fabrication process is scalable towards high integration density. Each wire can deliver an I sat = 90μA and g m = 66μS at V ds =1V. Fig. 15 shows the output characteristic for a hero GAA FET with I ON = 1.17mA/μm and g m,max = 701μS/μm. An I on over 4.5mA/μm can be obtained if the current is normalized by W Fin . -13] . Despite the low indium concentration (53%), the In 0.53 Ga 0.47 As GAA MOSFETs show the highest g m •EOT product. Better on-state performance is expected on InGaAs GAA MOSFETs with higher indium content (65% to 75%), due to the higher electron mobility and the charge neutral level being closer to the conduction band edge. Table 2 compares the device structure and performance of In 0.53 Ga 0.47 As GAA FETs in this work with representative topdown non-planar III-V FETs [1] [2] [3] [11] . Due to the excellent electrostatic control of the channel by GAA structure, L ch has been pushed down to 50nm with excellent on-state and reasonable off-state performance.
Results and Discussion
Conclusion
We have demonstrated for the first time inversion-mode In 0.53 Ga 0.47 As GAA MOSFETs with ALD Al 2 O 3 /WN gate stacks. The highest saturation current reaches 1.17mA/μm at L ch = 50nm and V ds = 1V with g m,max = 701μS/μm. Detailed scaling metrics study shows that the 3D GAA structure can effectively control the SCE with L ch scaling down to at least 50nm, making III-V GAA FET a very promising candidate for ultimately scaled III-V logic device technology. Table 1 Fabrication process flow for inversion-mode high-k/InGaAs GAA FETs. All patterns were defined by a Vistec VB-6 UHR electron beam lithography system. Dry etching was carried out by a Panasonic E620 high density plasma etcher (HDPE). 
